



The Office Action states that, “taking the combined teaching of Davis as a whole, it would have been obvious to one of ordinary skill in the art at the time of the invention to modify the combined teaching to include the accumulator circuit configured to provide a carry signal from the modulating waveform signal as taught by Davis so that the whole system would spend less time in an uncertain state and have less output signal phase noise.” Applicants respectfully disagree. The alleged “advantages” of the combination only apply to fractional division. The proposed combination of Sakai/Yasuda/Castiglione does not employ fractional division. The Davis patent refers to certain advantages that the circuit of Davis has over prior art PLLs with fractional division, such as “the phase locked loop spending less time in an uncertain state which, in turn, results in less output signal phase noise”. Davis discussed a method of fractional division in which the phase locked loop spends less time in an uncertain state than other prior art PLLs with fractional divisional. A PLL that does not use fractional divisional at all would not spend less time in an uncertain state by using the fractional division of Davis.

The proposed Sakai/Yasuda/Castiglione combination does not use fractional division, and therefore “the phase locked loop spending less time in an uncertain state which, in turn, results in less output signal phase noise” would not be a benefit enjoyed by the proposed combination. Accordingly, the references fail to provide an apparent reason for the combination of the proposed Sakai/Yasuda/Castiglione combination with Davis.

Additionally, there is no meaningful way to combine the proposed Sakai/Yasuda/Castiglione combination with Davis. In Castiglione, a modulator output is provided to divider 19a. In Davis, the carry output 127b of accumulator 126 is provided to fractional counter 122. There is no meaningful way to combine Sakai/Yasuda/Castiglione with Davis, since the circuitry alleged to be combinable are providing different, incompatible functions. The proposed combination would render Sakai/Yasuda/Castiglione unsuitable for its intended purpose.

Further, even if the proposed Sakai/Yasuda/Castiglione combination was combined with Davis, the combination would be for the output of the modulator 24 of Castiglione to go to 131a of FIGURE 6 of Davis, the integer information. There is no apparent reason to provide the modulation output signal of Castiglione to the accumulator of Davis. In Castiglione, the modulator output is provided to the divider to adjust the integer by which 18b is divided. If the references were

combined, then, the modulator output would go to input N (131a) of 122 of Davis, the integer information, not to the accumulator of Davis. Accordingly, the proposed combination does meet the limitations of Claim 1.

Claim 13 and 20 are respectfully submitted to be allowable at least for reasons similar to those stated above with regard to Claim 1. Claims 2-12 are respectfully submitted to be allowable at least because they depend from Claim 1. Claims 14-19 are respectfully submitted to be allowable at least because they depend from Claim 13.

### **CONCLUSION**

It is respectfully submitted that each of the presently pending claims (Claims 1-20) are in condition for allowance and notification to that effect is requested. Examiner is invited to contact the Applicants' representative at the below-listed telephone number if it is believed that the prosecution of this application may be assisted thereby. Although only certain arguments regarding patentability are set forth herein, there may be other arguments and reasons why the claimed invention is patentable. Applicant reserves the right to raise these arguments in the future.

Dated: July 16, 2007

Respectfully submitted,

By 

Matthew M. Gaffney

Registration No.: 46,707

DARBY & DARBY P.C.

P.O. Box 5257

New York, New York 10150-5257

(206) 262-8910

(212) 527-7701 (Fax)

Attorneys/Agents For Applicant